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ous simulated network settings.
• An actual implementation of a mesh
network architecture that integrates
network control and optimization
functionalities. The integral ap -
proach combines communication,
navigation, control, and other func-
tions needed to perform the mis-
sion. Each network node (e.g.,
robot) houses modules such as robot
control processor, sensor fusion
processor, and image processor,
which are all interconnected
through a communication module.
The communication module con-
nects all the nodes in the network.
The configuration can be cus-
tomized for designer’s needs such as
reduction of power consumption or
simplification of wiring. In the
higher level of the R3MOON archi-
tecture, a human/machine interface
is embedded for executing AGNC’s
4D-GIS and for monitoring and
management of the network.
• A communication module that can be
configured with different routing al-
gorithms to run the mesh network.
Both proactive [e.g., OLSR (Op -
timized Link State Routing)] and re-
active (e.g., AODV) based routing
protocols can be used in the module.
A mesh wireless network with opti-
mized routing algorithms enhances
system reliability and performance.
This work was done by Ching-Fang Lin
of American GNC Corp. for Glenn Re-
search Center.  Further information is con-
tained in a TSP (see page 1).
Inquiries concerning rights for the commer-
cial use of this invention should be addressed
to NASA Glenn Research Center, Innovative
Partnerships Office, Attn: Steve Fedor, Mail
Stop 4–8, 21000 Brookpark Road, Cleve-
land, Ohio 44135. Refer to LEW-18501-1.
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The invention allows a field-pro-
grammable gate array (FPGA) or simi-
lar device to be efficiently reconfigured
in whole or in part to provide higher
capacity, non-redundant operation.
The redundant device consists of func-
tional units such as adders or multipli-
ers, configuration memory for the
functional units, a programmable rout-
ing method, configuration memory for
the routing method, and various other
features such as block RAM, I/O (ran-
dom access memory, input/output) ca-
pability, dedicated carry logic, etc. The
redundant device has three identical
sets of functional units and routing re-
sources and majority voters that correct
errors. The configuration memory may
or may not be redundant, depending
on need. For example, SRAM-based
FPGAs will need some type of radia-
tion-tolerant configuration memory, or
they will need triple-redundant config-
uration memory. Flash or anti-fuse de-
vices will generally not need redundant
configuration memory. Some means of
loading and verifying the configuration
memory is also required. These are all
components of the pre-existing redun-
dant FPGA. 
This innovation modifies the voter to
accept a MODE input, which specifies
whether ordinary voting is to occur, or
if redundancy is to be split. Generally,
additional routing resources will also be
required to pass data between sections
of the device created by splitting the re-
dundancy. In redundancy mode, the
voters produce an output correspon-
ding to the two inputs that agree, in the
usual fashion. In the split mode, the
voters select just one input and convey
this to the output, ignoring the other
inputs.  In a dual-redundant system (as
opposed to triple-redundant), instead
of a voter, there is some means to latch
or gate a state update only when both
inputs agree. In this case, the invention
would require modification of the latch
or gate so that it would operate nor-
mally in redundant mode, and would
separately latch or gate the inputs in
non-redundant mode. 
For fault tolerance, it is assumed that
only one fault will occur within a voting
group within one voting cycle, and
thus, the fault can be eliminated by ma-
jority voting. Three voters are often
used, providing three values to the
next voting group, and so on, with the
Helmet- and head-mounted display
systems, denoted fiber-scanned micro -
displays, have been proposed to pro-
vide information in an “augmented re-
ality” format (meaning that the
information would be optically over-
laid on the user’s field of view). A sys-
tem of this type would include laser
diodes feeding light into the input
ends of optical fibers. The output ends
of the fibers would be vibrated in pre-
scribed patterns (scanned), in synchro-
nism with excitation of the laser
diodes, to trace out the patterns to be
displayed. Lenses would form virtual
images of the patterns and project the
images directly (or by reflection) into
the viewer’s eyes. 
The effective object distance of the
images could be set to approximate the
distances of other objects in the field of
view, so that the viewer need not refocus
to view the display. The display units
could be positioned to present the dis-
plays at the margin of the field of view,
thereby minimizing distraction when
the user needs to concentrate attention
elsewhere. Alternatively, the display
units could be mounted so that a turn of
the eye or a slight turn of the head from
a nominal straight-ahead orientation
would be necessary for viewing the dis-
plays.
This work was done by Janet Crossman-
Bosworth and Eric Seibel of the University of
Washington for Johnson Space Center. For
further information, contact the JSC Innova-
tion Partnerships Office at (281) 483-3809.
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entire device triplicated. The only con-
nection between the three sections of
the device is the voters. By changing
the operation of the voters, the sec-
tions can operate independently. A sys-
tem of triple-redundant voted configu-
ration data (if needed, according to
the configuration memory type) can be
used to provide routing connections to
allow communication between the sec-
tions. The ability to use hardware-
based redundancy where needed in
high-capacity applications may help
avoid high development costs, difficult
maintenance, and complex failure of
firmware redundancy schemes.
This work was done by Robert Shuler,
Jr. of Johnson Space Center. Further in-
formation is contained in a TSP (see
page 1).
This invention is owned by NASA, and a
patent application has been filed. Inquiries
concerning nonexclusive or exclusive license
for its commercial development should be ad-
dressed to the Patent Counsel, Johnson Space
Center, (281) 483-1003. Refer to MSC-
24464-1.
